Introduction
The analogue-to-digital converters (ADC) and time-to-digital converters (TDC) used in nuclear physics research are generally based on converting the amplitude or the time of arrival of a fast signal to a charge on a capacitor and then digitizing this charge off-time. This digitizing may take several hundreds of visec, depending on the system clock frequency and the required resolution. The process of conversion-storage-digitizing suffers from the classical problems of analogue circuits such as temperature sensitivity, non-linearity, pedestal, etc.
Since drift chambersl have started to be implemented on a large scale in high energy physics experiments, the application of TDCs have taken on a new dimension. In view of the high numbers of channels involved, economic solutions requiring minimal monitoring and calibration have become indispensable. It will be clear that direct digital or real-time converters offer the best solution. Systems based on ECL 10 K counters and memories are now in operation in many laboratories. In order to improve the resolution beyond the counter clock-period either multiphase clocks or interpolators are applied to obtain resolutions of a few nanoseconds.
In recent years a drastic increase has also occurred in the number of ADC channels in high energy physics experiments. There are often over a thousand photomultipliers in experiments with a calorimeter, where the signals from these photomultipliers have to be digitized. Another reason is the application of charge division in wire chambers for the measurement of a spatial coordinate. In both cases the required resolution is moderate, generally 6 to 8 bits. However, in the case of calorimetry, the energy loss due to ionization of various types of particles and particle showers has to be measured, which requires an ADC with a wide dynamic range. This can be solved by the brute force method of increasing the number of bits in the ADC, with its inherent complication of the circuit and a higher load on data processing and price.
The resolution at the top end of the range also becomes unnecessarily high. Some The TDC 1014J has two components which contribute to the linearity errors: reference resistor non-uniformity and comparator offset voltages. The major portion of the non-linearity is contributed by the comparators producing a random code-to-code variation in threshold location.5
The specified linearity error is ±0.4% (=0,25 LSB). As already mentioned in the introduction the need for a wide dynamic range at moderate resolution often arises in typical high energy physics experiments. The resolution of the 6 bit FADC is generally sufficient, but not its dynamic range. One could modify its response function by using weighted resistors or apply different voltages at taps of the reference voltage chain. The last methods require, however, a change in the integrated circuit, which is only feasible for large quantities. The method shown in Fig. 3 Fig. 2 shows. It will be clear that for positive values of a a compressed response will occur, and for negative values an expanded one. Finally, a practical implementation is shown in Fig. 6 for negative input signals. The general expression for the absolute bin or or channel width can be derived from Eq. (2) The resolution when using a 6 bit FADC in the linear mode is shown in Fig. 5 , which also shows the resolution of the same FADC for the values of a = 0.92, Vb = 0.16 V and Vim = 2 V. The expansion of the dynamic range from 6 to 9½ bit clearly is at the: expense of the resolution for high input values, which is generally acceptable.
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The above derived equations are applicable to any FADC of this kind; (3) and (4) are independent of the number of bits, while (1), (2), (5), (6) and (7) Fig. 8 . (8) We have applied this method to charge division in wire chambers by making a bridge circuit of the chamber sense wire and the voltage reference chain (Fig. 7) . The digital output will give the position directly (in 6 bits) along the wire in fractions of the wire length. This accuracy will be maintained for a dynamic range of 0.4 V to 2.4 V, or a factor of six in QZ+Qr (see Fig. 2 ). The collection time is set by the duration of the clipping time. The FADC continuously samples the clipped and integrated signal, its output being stored in consecutive memory locations. When a valid event occurs, the memory address counter is stopped. The stored information of interest is found by backward stepping of the memory address counter (ex: T = n x clock-period).
Another domain in which we apply FADC is in trigger processors, where decisions are based on signal amplitudes and fast digitizing is essential.
For some applications it may be necessary to increase the resolution, this can easily be done by stacking FADCs or by feedforward or parallel ripple techniques. The latter at some expense in speed.
